

Bus<0>




Figure 1  
(Prior Art)

Clock Signal




Figure 2  
(Prior Art)

Clock Signal

Figure 4  
(Prior Art)

	1	A0	IO4	component section
	2	A1	IO4	
	3	A2	IO4	
	4	A3	IO4	

	<b>IO4</b>	
	{VinH, VinL,...}	

400		model section
		{IV Curve VTCurve}

Figure 3 (Prior Art)

300	
305	

U1	xx_001
U2	xx_002
U3	xx_003

XNET.list
Bus<0> U1.1 U2.A1 U3.D1

**Figure 5**

**U4**

**Memory**

B0  
B1  
B2  
B3

A2  
A3

A4  
A1  
A2  
A3  
A4

**U2**

**Memory**

B0  
B1  
B2  
B3

A1  
A2

A3  
A4

**U3**

**Register**


C9  
C10

A1  
C7

B1  
C8

C1  
D1


**Bus<0>**




**U1**


**Clock Signal**

Figure 6







**Fig. 7A**



**Figure 8**



**Figure 9**



**Figure 10**




Figure 11




Figure 12

